VERIFICATION PLANNING TO FUNCTIONAL CLOSURE OF PROCESSOR-BASED SoCs
نویسنده
چکیده
Functional verification consumes more than 70% of the labor invested in today’s SoC designs. Yet, even with such a large investment in verification, there’s more risk of functional failure at tapeout than ever before. The primary reason is that the design team does not know where they are, in terms of functional correctness, relative to the tapeout goal. They lack a functional verification map for reference that employs coverage as its primary element.
منابع مشابه
A Simulation Framework for Multiprocessor SoCs by Integrating SystemC with High-Level Processor Models
Simulation is an important technique in functional verification and performance analysis of System-on-Chip architectures. Complex multi-processor based SoC devices are simulated at RTL level. This paper presents a framework for combining the simulation strengths of SystemC with Simplescalar for simulating processors in a multi-processor SoC. The system is modeled as a distributed event simulati...
متن کاملGeneric System Verilog Universal Verification Methodology based Reusable Verification Environment for Efficient Verification of Image Signal Processing IPs/SoCs
In this paper, we present Generic System Verilog Universal Verification Methodology based Reusable Verification Environment for efficient verification of Image Signal Processing IP’s/SoC’s. With the tight schedules on all projects it is important to have a strong verification methodology which contributes to First Silicon Success. Deploy methodologies which enforce full functional coverage and ...
متن کاملUsing scripting languages for hardware/software co-design
In this thesis we present a new vertical methodology targeting the hw/sw co-design of embedded SoCs. For the suggested methodology a digital design and verification tool named System Python (SysPy) has been developed, using the strengths of the popular Python scripting language. We exploit the features of the language to boost the productivity of processor-centric SoC designs for Field Programm...
متن کاملPower Aware CDC Verification at RTL for Faster SoC Verification Closure
Innovations in design technologies and verification methodologies are creating complex SoCs that operate at very high speeds while incorporating optimal power management strategies to reduce power consumption. Design size inches towards multi-billion gates and designs incorporate multiple asynchronous clocks, IO-interfaces, cores and peripherals. The ever-increasing counts of asynchronous clock...
متن کاملConfigurable Verification Stimulus Acceleration Method Based on Multicore Processor
Functional verification has become a major challenge in the chip design area. To improve the efficiency of verification, it is necessary to choose appropriate verification method and tools. An important aspect of functional verification is RTL verification, simulation-based verification is main method in RTL verification. Based on FT-8 multicore processor, we developed a configurable test stimu...
متن کامل